Safety and Line Capacity in Railways - An Approach in Timed CSP
نویسندگان
چکیده
Railways need to be safe and, at the same time, should offer high capacity. While the notion of safety is well understood in the railway domain, the meaning of capacity is understood only on an intuitive and informal level. In this study, we show how to define and analyse capacity in a rigorous way. Our modelling approach builds on an established modelling technique in the process algebra Csp for safety alone, provides an integrated view on safety as well as capacity, and offers proof support in terms of (untimed) model checking.
منابع مشابه
Towards safe capacity in the railway domain – An experiment in Timed-CSP∗
Railways need to be safe and, at the same time, shall offer high capacity. While the notion of safety is well understood in the railway domain, the meaning of capacity is clear only on an intuitive level. We show here, using the process algebra Timed Csp, how to treat capacity in a rigorous way. Our modelling approach builds on an established modelling technique for safety alone, provides an in...
متن کاملA Reasoning Method for Timed CSP Based on Constraint Solving
Timed CSP extends CSP by introducing a capability to quantify temporal aspects of sequencing and synchronization. It is a powerful language to model real time reactive systems. However, there is no verification tool support for proving critical properties over systems modelled using Timed CSP. In this work, we construct a reasoning method using Constraint Logic Programming (CLP) as an underlyin...
متن کاملTimed CSP Simulator
Time is an integral aspect of computer systems. It is essential for modelling a system’s performance and also affects its safety or security. Timed Csp [5] conservatively extends the process algebra CSP with timed primitives, where real numbers ≥ 0 model how time passes with reference to a single, conceptually global, clock. While there have been approaches for model checking Timed Csp [1, 5], ...
متن کاملMachine-Checkable Timed CSP
The correctness of safety-critical embedded software is crucial, whereas non-functional properties like deadlock-freedom and real-time constraints are particularly important. The real-time calculus Timed CSP is capable of expressing such properties and can therefore be used to verify embedded software. In this paper, we present our formalization of Timed CSP in the Isabelle/HOL theorem prover, ...
متن کاملSymbolic Model-Checking of Stateful Timed CSP Using BDD and Digitization
Stateful Timed CSP has been recently proposed to model (and verify) hierarchical real-time systems. It is an expressive modeling language which combines data structure/operations, complicated control flows (modeled using compositional process operators adopted from Timed CSP), and real-time requirements like deadline and within . It has been shown that Stateful Timed CSP is equivalent to closed...
متن کامل